

[Home](#) / [Product Forums](#) / [< Vybrid Processors](#)[/ Problem with VIU when using ITU656](#)

Problem with VIU when using ITU656

[Options](#)☒ SOLVED[✓ Jump to solution](#)

11-25-2014 05:54 AM • 18,834 Views

**slw**

Contributor III

Hi,

We connected a analog camera to an external video-decoder (adv7180) which is connected to the viu using the 8bit itu656-interface (Vybrid VF512R3CMK4).

When we start the video-decoder it sends out the serial protocol, and we can see correctly the protocol (SAV/EAV starting with FF 00 00 XX, where XX has different state for field/vsync/hsync, ...)

The VIU detects field-irqs, but we don't get any vsync-irq.

Although we don't get any error-irqs, so it seems that the received protocol is correct (see ecc-errors in scr-register of viu), but the internal decoder from the viu-module doesn't generate a vsync-irq.

Has anybody use the viu using the 8bit itu656-mode ??

Here's the pining

[Cookie Settings](#)[Accept Cookies](#)

PTC4 -> VIU_DATA4

PTC5 -> VIU_DATA5

PTC6 -> VIU_DATA6

PTC7 -> VIU_DATA7

PTC8 -> VIU_DATA8

PTC9 -> VIU_DATA9

PTB16 -> VIU_DATA10

PTA7 -> VIU_PIX_CLK

Another question is : How does the viu differ between 8bit and 10bit itu656-mode ?

Regards

Sebastian

Solved! [Go to Solution.](#)

Labels: MQX VF5xxR



0 Kudos

[REPLY](#)

1 Solution ✓


We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

03-12-2015 06:15 AM • 17,763 Views

☑ Hi Sebastian,

we have checked all lines. If there are correctly connected to Vybrid: there is an issue on the board:

between External ADC and VIU data 2 is 10k resistor:




Measurement1:


Yellow is Analog

Red line is D2 (HR_VIU_DATA2) - before resistor

Green is clk

Light blue are D9 to D2





So signal on D2 is not correctly connected.

Current state on terminal:

Decoder Status (IN_LOCK): yes

Decoder Status (LOST_LOCK): no

Detected Video Standard: NTSC M/J

Correct line length detected: yes

Correct field length detected: yes

Interlaced video detected: yes

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

Capture start !!!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

Error stopping the VIU3 device, returned: 0xffffffff

VIU3 state is ERROR, error code is 47!

Device reset !!!

VIU3 state is READY!

Capture start !!!

VIU3 state is BUSY!

VIU3 state is BUSY!

...

...

We removed R604 and placed 0R – situation has changed significantly.
signal on PTC2 is correct.

After resistor removal on terminal:

Decoder Status (IN_LOCK): yes

Decoder Status (LOST_LOCK): no

Detected Video Standard: MISC MJPEG

Correct line length detected: yes

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

Capture start !!!

VIU3 state is ERROR, error code is 7!

Device reset !!!

VIU3 state is READY!

Capture start !!!

VIU3 state is ERROR, error code is 5!

Device reset !!!

VIU3 state is READY!

Capture start !!!

VIU3 state is ERROR, error code is 5!


Device reset !!!

...

...

Error 7 is not enough lines

Error 5 is too many lines.



B::per, "VIU3 (Video-In)"			
VIU3 (Video-In)			
SCR	92AF3150	MODE32BIT	32-bit RGB/YUV 4:4:4
		FIELD_NO	1
		YUV2RGB_EN	Enabled
		ERROR_IRQ	Interrupt
		VSTART_IRQ	Interrupt
		FIELD_IRQ	Interrupt
		ERROR_EN	Enabled
		HSYNC_EN	Disabled
		ERROR_CODE	Too many lines in a field/frame
		FORMAT_CTRL	{R[7:3]; G[7:2]; B[7:3]}/{alpha; R; G; B}/{C;Y}/{dummy; Y; U; V}
		SOFT_RESET	No reset
		ROUND_ON	Off
		DMA_ACT	Not busy
		BC_EN	Disabled
		DMA_END_IRQ	No interrupt
		HSYNC_IRQ	Interrupt
		ECC_EN	Disabled
		DMA_END_EN	Enabled
		VSYSN_EN	Disabled
		DITHER_ON	Off
		SCALER_EN	Disabled
		MODE444	Enabled
		VSYSN_IRQ	Interrupt
		VSTART_EN	Disabled
		FIELD_EN	Enabled

All interrupts are generated .

So now you have to change setting of the interface.

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

[view solution in original post](#)

[SIGN IN](#)[REPLY](#)[All forum topics](#) [< Previous Topic](#) [Next Topic >](#)

23 Replies

12-11-2014 06:52 AM • 16,694 Views



VilemZ
NXP Employee

Hi,

I think, that you connect a few pins. If you use VIU, you need connect by VSYNC and HSYNC. Then you can use IRQ from these.

And have you got true setting of VIU? Can you send your register setting?

Regards,

Vilem



0 Kudos

[REPLY](#)

12-15-2014 06:34 AM • 16,680 Views



slw
Contributor III

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

In RM (version 7) there is a table in chapter 57.3 "Video Input Signal Mapping", where HSYNC, VSYNC, DE and FID is not connected for ITU656.



In chapter 57.5.3 "Decoder" is explained that HSYNC, VSYNC and FID are extracted from the ITU656-protocol. That's why we didn't connect these signals.

[SIGN IN](#)

Do we have to connect them ?

I have attached an register-dump in a situation where we initialized the external decoder (which sends the 656-protocol).

The field-number changes periodically, so it seems that the decoder can successfully extract it, but we don't get any VSYNC-irq.

Regards,

Sebastian

VIU3.png

49 KB



0 Kudos

[REPLY](#)

12-16-2014 06:53 AM • 16,680 Views



VilemZ

NXP Employee

Hi,

It's true. I'm sorry. It is my fault. For connections:

I think that you don't need VIU_DATA10 (chapter 57.3 in RM). You need only from VIU_DATA2 to VIU_DATA9. But this connection isn't correct. VIU_DATA10 must to be connect to pin PTB19 (ALT6 for mux).

And VIU_DATA9 is not correct connection. In chapter 5.1 in RM is table for PIN MUX and for VIU_DATA9 you need connect to PTB18 (ALT6 for MUX).

We use cookies to offer you a better browsing experience and

analyze site usage. If you are not comfortable with this, you can control them by clicking "Cookie Settings."

Another question is: How does the value differ between 8bit and 10bit itu656-mode ?

To avoid confusion between 8-bit and 10-bit representations, the eight most significant bits are considered to be an

integer part while the two additional bits, if present, are considered to be additional parts

For example, the bit pattern 10010001 would be expressed as 145d or 91h, whereas the pattern 1001000101 is expressed as 145.25d or 91.4h.

From this document: <http://www-inst.eecs.berkeley.edu/~cs150/Documents/ITU656.PDF> (page 2 - NOTE 1)

Can you try now?

And why do you use external video-decoder. You can use analog input in Vybrid.

Is ok?

Vilem



0 Kudos

REPLY

12-16-2014 07:42 AM • 16,680 Views



slw

Contributor III

Hi Vilem,

I have reviewed our hardware. My connection-table above is wrong. Our hardware is connected as you described:

PTC2 -> VIU_DATA2

PTC3 -> VIU_DATA3

PTC4 -> VIU_DATA4

PTC5 -> VIU_DATA5

We use cookies to enhance your browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

PTC8 -> VIU_DATA8

So this is not the reason why viu doesn't work.

Does anybody use successfully the viu in itu656-mode ?

Regards

Sebastian



0 Kudos

REPLY

01-08-2015 09:26 AM • 16,680 Views



slw

Contributor III

Hi Vilem,

Any updates ?

Regards

Sebastian



0 Kudos

REPLY

01-08-2015 10:25 AM • 16 680 Views

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."



jiri-b36968
NXP Employee

Hi Sebastian,



I'm afraid that HSYNC_IRQ and VSYNC_IRQ interrupts as raised only when VSYNC and HSYNC signals are used (need to be confirmed with designers). ITU is using just fields (FIELD_IRQ) and VSYNC and VSYNC are decoded.

Please try to use DMA_END_IRQ (VSTART_IRQ). Do you see them raising?

/Jiri



0 Kudos

REPLY

01-09-2015 05:23 AM • 16,681 Views



slw

Contributor III

Hi Jiri,

as explained above, I only get the FIELD_IRQ. When I start the DMA-Transfer I never get an DMA_END_IRQ and DMA_ACT stays busy.

Is it even possible to use the ITU-mode without external HSYNC/VSYNC-signals connected ?

Regards

Sebastian



0 Kudos

REPLY

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."



jiri-h36968
NXP Employee

Hi Sebastian,

HSYNC/VSYNC are decoded from field in the case of ITU. No external HSYNC/VSYNC signal. Each received field triggers FIELD_INT. I would expect that it should generate also others interrupts after decoding. Since you say that it is not generated I'm going to ask designers and validation team. Stand-by.

/Jiri



1 Kudo

[REPLY](#)

01-15-2015 05:53 AM • 16,681 Views



jiri-b36968

NXP Employee

Hi Sebastian,

designers claim that V/H sync should be generated in ITU mode.

Could you check if interval between FIELD_IRQ equals to one field and it is regular? Do you see correct field received - with V and H sync information?

/Jiri



0 Kudos

[REPLY](#)

01-27-2015 05:32 AM • 16,681 Views



slw

Contributor III

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings".

Hi Jiri,
Sorry for my late answer but I was ill the last 2 weeks.

I have attached some example records where you can see the relevant ITU data-stream (SAV/EAV starting 0xFF, 0x00, 0x00).



Tektronix MSO3014, version v2.38, serial number C020862		Video timing reference code
Bus Definition: PARALLEL		
Time, Data		
-5.863030e-07, 7D	Video Data (Field 1)	
-5.490909e-07, 2D	Video Data (Field 1)	
-5.121212e-07, 81	Video Data (Field 1)	
-4.750303e-07, 2D	Video Data (Field 1)	
-4.379394e-07, 7E	Video Data (Field 1)	
-4.008485e-07, 2B	Video Data (Field 1)	
-3.643636e-07, 80	Video Data (Field 1)	
-3.273939e-07, 29	Video Data (Field 1)	
-2.900606e-07, 7F	Video Data (Field 1)	
-2.526061e-07, 29	Video Data (Field 1)	
-2.162424e-07, 7F	Video Data (Field 1)	
-1.787879e-07, 28	Video Data (Field 1)	
-1.419394e-07, 7F	Video Data (Field 1)	
-1.050909e-07, 29	Video Data (Field 1)	
-6.787879e-08, 7F	Video Data (Field 1)	
-3.103030e-08, 10	Video Data (Field 1)	
5.818182e-09, FF	F=0,V=0,H=1	EAV (Field 1)
4.339394e-08, 0		
8.072727e-08, 0		
1.172121e-07, 9D		
1.550303e-07, 80	Blanking Data	
1.913939e-07, 10	Blanking Data	
2.282424e-07, 80	Blanking Data	
2.660606e-07, 10	Blanking Data	
3.023030e-07, 80	Blanking Data	
3.392727e-07, 10	Blanking Data	
3.768485e-07, 80	Blanking Data	
4.138182e-07, 10	Blanking Data	
4.504242e-07, 80	Blanking Data	
4.882424e-07, 10	Blanking Data	
5.244848e-07, 80	Blanking Data	
5.616970e-07, 10	Blanking Data	
5.986667e-07, 80	Blanking Data	

SIGN IN

Tektronix MSO3014, version v2.38, serial number C020862		Video timing reference code
Bus Definition: PARALLEL		
Time, Data		
-5.866667e-07, 80	Blanking Data	
-5.495758e-07, 10	Blanking Data	
-5.129697e-07, 80	Blanking Data	
-4.756364e-07, 10	Blanking Data	
-4.387879e-07, 80	Blanking Data	
-4.018182e-07, 10	Blanking Data	
-3.642424e-07, 80	Blanking Data	
-3.271515e-07, 10	Blanking Data	
-2.903030e-07, 80	Blanking Data	
-2.532121e-07, 10	Blanking Data	
-2.160000e-07, 80	Blanking Data	
-1.792727e-07, 10	Blanking Data	
-1.421818e-07, 80	Blanking Data	
-1.054545e-07, 10	Blanking Data	
-6.800000e-08, 80	Blanking Data	
-3.103030e-08, 10	Blanking Data	
5.818182e-09, FF	F=1,V=0,H=0	SAV (Field 2)
4.375758e-08, 0		
7.927273e-08, 0		
1.168485e-07, C7		
1.545455e-07, 7F	Video Data (Field 2)	
1.910303e-07, 21	Video Data (Field 2)	
2.282424e-07, 7F	Video Data (Field 2)	
2.660606e-07, 21	Video Data (Field 2)	
3.021818e-07, 7F	Video Data (Field 2)	
3.395152e-07, 21	Video Data (Field 2)	
3.760000e-07, 7F	Video Data (Field 2)	
4.136970e-07, 20	Video Data (Field 2)	
4.500606e-07, 7F	Video Data (Field 2)	
4.877576e-07, 20	Video Data (Field 2)	
5.240000e-07, 7F	Video Data (Field 2)	
5.618182e-07, 20	Video Data (Field 2)	
5.985455e-07, 80	Video Data (Field 2)	

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."



Tektronix MSO3014, version v2.38, serial number C020862		Video timing reference signal
Bus Definition: PARALLEL		
Time Data		SIGN IN
-5.865455e-07, 10	Blanking Data	
-5.493333e-07, 80	Blanking Data	
-5.120000e-07, 10	Blanking Data	
-4.751515e-07, 80	Blanking Data	
-4.379394e-07, 10	Blanking Data	
-4.008485e-07, 80	Blanking Data	
-3.635152e-07, 10	Blanking Data	
-3.269091e-07, 80	Blanking Data	
-2.901818e-07, 10	Blanking Data	
-2.530909e-07, 80	Blanking Data	
-2.156364e-07, 10	Blanking Data	
-1.790303e-07, 80	Blanking Data	
-1.414545e-07, 10	Blanking Data	
-1.049697e-07, FF		
-6.727273e-08, 0	F=0,V=1,H=0	SAV (Field blanking)
-3.090909e-08, 0		
5.818182e-09, AB		
4.375758e-08, 80	Blanking Data	
8.012121e-08, 10	Blanking Data	
1.169697e-07, 80	Blanking Data	
1.550303e-07, 10	Blanking Data	
1.917576e-07, 80	Blanking Data	
2.287273e-07, 10	Blanking Data	
2.656970e-07, 80	Blanking Data	
3.025455e-07, 10	Blanking Data	
3.395152e-07, 80	Blanking Data	
3.764848e-07, 10	Blanking Data	
4.133333e-07, 80	Blanking Data	
4.505455e-07, 10	Blanking Data	
4.875152e-07, 80	Blanking Data	
5.248485e-07, 10	Blanking Data	
5.620606e-07, 80	Blanking Data	
5.990303e-07, 10	Blanking Data	

Regards

Sebastian



0 Kudos

REPLY

02-18-2015 06:18 AM • 16,677 Views



jiri-b36968

NXP Employee

Hi Sebastian,

Thank you for data. Those data are on input of VIU interface. Do not understand their timing from those pictures, sorry. Could you correlate those data (frames) with FIELD_IRQ generation, please?

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

In which cases it is generated and at what intervals (add toggle GPIO for example)? Or at least what is interval of FIELD_IRQ generated on your board and is it regular?

/Jiri

REPLY

03-04-2015 08:56 AM • 16,675 Views

**jiri-b36968**

NXP Employee


Hi Sebastian,

tested alignment on your board. Added pin output debug in VIU ISR.


So far: Field interrupt is not correctly aligned with start or end of the frame:

triggered at start of interrupt routine (peak at CH3 and 4 - trigger). Delay between start of frame and interrupt routine vary from about 300us to 6ms.


Decoding is not correct.



We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."




what is interesting it that interrupt comes always at same moment withing a line - in the middle of the line (probably latency). So we can say that it is between lines but not between correct lines:




We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

ISR is alligned to HS from External ADC:

Ch4 is interrupt service routine, Ch3 is HS from external ADC



So wrong setting of Vybrid decoder, wrong setting of External decoder or wrong connection are valid reasons,...



We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."



03-12-2015 06:15 AM • 17,764 Views


**jiri-b36968**

NXP Employee

✓ Hi Sebastian,

we have checked all lines. If there are correctly connected to Vybrid: there is an issue on the board:

between External ADC and VIU data 2 is 10k resistor:

**Measurement1:**


Yellow is Analog

Red line is D2 (HR_VIU_DATA2) - before resistor


Green is clk

Light blue are D9 to D2

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."



Red line is D2 (PTC2) - after resistor



So signal on D2 is not correctly connected.

We use cookies to offer you a better browsing experience, to analyze site usage, and to assist in our marketing efforts. (Cookies are deleted or not used if you are logged out)

Current state on terminal:

analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

Decoder Status (IN_LOCK): yes

Decoder Status (LOST_LOCK): no
Detected Video Standard: NTSC M/J

Correct line length detected: yes

Correct field length detected: yes

Interlaced video detected: yes

Capture start !!!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

VIU3 state is BUSY!

Error stopping the VIU3 device, returned: 0xffffffff

VIU3 state is ERROR, error code is 47!

Device reset !!!

VIU3 state is READY!

Capture start !!!

VIU3 state is BUSY!

VIU3 state is BUSY!

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

...



We removed R604 and placed 0R – situation has changed significantly. signal on PTC2 is correct.

SIGN IN

After resistor removal on terminal:

```
-----

Decoder Status (IN_LOCK):          yes

Decoder Status (LOST_LOCK):        no

Detected Video Standard:           NTSC M/J

Correct line length detected:       yes

Correct field length detected:      yes

Interlaced video detected:         yes

-----
```

Capture start !!!

VIU3 state is ERROR, error code is 7!

Device reset !!!

VIU3 state is READY!

Capture start !!!

VIU3 state is ERROR, error code is 5!

Device reset !!!

VIU3 state is READY!

Capture start !!!

VIU3 state is ERROR, error code is 5!

Device reset !!!

...

...

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking [Cookie settings](#).

Error 7 is not enough lines

Error 5 is too many lines.



B:per, "VIU3 (Video-In)"									
VIU3 (Video-In)									
92AF3150	MODE32BIT	32-bit	RGB/YUV 4:4:4	ROUND_ON	Off	DITHER_ON	Off	SCALER_EN	Disabled
	FIELD_NO	1		DMA_ACT	Not busy	MODE444	Enabled		
	YUV2RGB_EN	Enabled		BC_EN	Disabled				
	ERROR_IRQ	Interrupt		DMA_END_IRQ	No interrupt				
	VSTART_IRQ	Interrupt		HSYNC_IRQ	Interrupt	VSYNC_IRQ	Interrupt		
	FIELD_IRQ	Interrupt		ECC_EN	Disabled				
	ERROR_EN	Enabled		DMA_END_EN	Enabled	VSTART_EN	Disabled		
	HSYNC_EN	Disabled		VSYNC_EN	Disabled	FIELD_EN	Enabled		
	ERROR_CODE	Too many lines in a field/frame							
	FORMAT_CTRL	{R[7:3]; G[7:2]; B[7:3]}/{alpha; R; G; B}/{C;Y}/{dummy; Y; U; V}							
	SOFT_RESET	No reset							

SIGN IN

All interrupts are generated .

So now you have to change setting of the interface.

/Jiri



0 Kudos

REPLY

03-13-2015 01:20 AM • 16,675 Views

**slw**

Contributor III

Hi Jiri,

That's it.

We have modified our driver and now we have a live-video-stream.

Thanks for your help !

Regards

Sebastian



0 Kudos

REPLY

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

11-26-2014 07:23 AM • 16,681 Views

Sebastian,

VIU interrupt flags are wlc flags. Isn't it that you clear VSYNC_IRQ while trying to clear only FIELD_IRQ?

`VIU3_SCR |= VIU3_SCR_FIELD_IRQ_MASK; //` in fact clears ALL VIU3 interrupt flags.

proper way to clear only FIELD_IRQ flag would be this

`VIU3_SCR = (VIU3_SCR & ~0x003F0000) | VIU3_SCR_FIELD_IRQ_MASK;`

Edward



0 Kudos

[REPLY](#)

11-26-2014 07:56 AM • 16,681 Views



slw

Contributor III

Dear Edward,

You are right. And our driver is doing it exactly this way ;-)

Problem is, that we didn't get an vsync-interrupt, even when we stop cpu using a jtag-debugger.

When cpu is in break-state we see in the viu registers that field-state toggles but there is never an vsync-irq.

Sebastian



0 Kudos

[REPLY](#)

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

11-26-2014 09:35 AM • 16,681 Views

Dear Timesys Support ,

May you help the customer from the "software point view", please?

Thanks in advance, Naoum Gitnik.



0 Kudos

[REPLY](#)

11-27-2014 03:42 PM • 16,681 Views



karina_valencia
NXP Apps Support

can you help to attend this case?



0 Kudos

[REPLY](#)

12-01-2014 11:18 AM • 16,681 Views



timesysupport
Senior Contributor II

Hello and ,

As noted in this other thread

<https://community.freescale.com/thread/321908> - we do not currently have a VIU driver in the Linux kernel. There may be efforts made in the kernel update we are working on to add one, but at this time, we can offer no in depth assistance in this matter.

We use cookies to offer you a better browsing experience and analyze site traffic. Read about how we use cookies and how you can control them by clicking "Cookie Settings."

Regards,

Timesys Support

REPLY

11-25-2014 10:17 AM • 16,681 Views

**naoumgitnik**

Senior Contributor V

Dear Sebastian,

Before we dig deeper... why are you not using Vybrid's Video ADC (VADC) inputs intended for analog video signals?

Sincerely, Naoum Gitnik.



0 Kudos

REPLY

LOAD MORE REPLIES

[ABOUT NXP](#) [CAREERS](#) [INVESTORS](#) [MEDIA](#) [CONTACT](#) [MY NXP ACCOUNT BENEFITS](#)

We use cookies to offer you a better browsing experience and analyze site usage. [Privacy Policy](#) | [Terms of Use](#) | [Terms of Sale](#) | [Modern Slavery Report](#) | [Accessibility](#) | [Website Feedback](#)
You can control them by clicking "Cookie Settings."

©2006–2026 NXP Semiconductors. All rights reserved.